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Abstract
Analog VLSI on-chip leaming N6ural Networks represent a mature technology for a large number of
applications involving industrial as well as consumer appliances. This is particularly the case when low power
consumptiog snrall size and/or very high speed are required. This approach exploits the computational features
of Neural Networks, the implementation efficiency of analog VLSI circuits and the adaptation capabilities of the
on-chip learning feedback schema. High-speed video cameras are powerful tools for investigating for instance
the biomechanics analysis or the movements of rnechanical parts in manufactwing processes- In the past yearg
the use of CMOS sensors instead of CCDs has enabled the development of higb-speed video cameras offering
digital outputs , readout flexibility, and lower manufacturing cosB. In this paper, we propose a high-speed srnart
camera based on a CMOS sensor with embedded Analog Neural Network
Ke;nvords : Neural Network, High Speed Camera , CMOS:
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1. Introduction
The human vision presents high capacities in
terms of information acquisition (high image
resolution) and information processing Oigh
performance processing). Nevertheless, the human
vision is limited because human's reactions to a
stimulus are not necessarily instantaneous. The
human vision presenB spatial and temporal
resolution limitations. More precisely, the human
vision tempral resolution is close to 100
milliseconds []- Moreover, the fast information
storage capacity of the human system is difficult to
evaluate- On the other_lrand" -the human vision
qystem is very. performant_ in terms of image
analysisyhich,extracts relevant information. In the
..last few years, technical progresses in sigrral
acquisition [2, 3] and'processing have allowed the
development of new artificial vision system which
equals or overpasses human capacities.
Therefore, the goal of our research is to
implem'ent embedded analog CMOS Neural
Network for high speed smart camera.-High speed
smart camera needs : : a fast image acquisition,
images with high resolution, and real.time image
analysis which only keeps necessary information.
Because of this, nepral networks operating in a few
milliseconds are required.
2. High Speed Camera Descriftion
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In order to design our hig[-speed smart
camer4 some constraints had to be respected. The
first one was ofcourse high frequency acquisition
as well as embedded image processing.
Nowadays, in the context of fast imaging
CMOS image sensors present more and rnore
advantages in comparison with CCD image sensors
that we will summarize hereafter.
(i) Random access to pixel regions: in CMOS
image sensors, both the detector and the readout
amplifier are part of each pixel. This allows the
integrated charge to be converted inlo a voltage
inside the pixel whichcan then be readput over X-
Y wires (instead of using a charge shift regi ter like
in CCDs). This column and ?ow addressability is
similar to common RAM and allows region-of-
interest (ROf)ieadout
(ii) Intrapixel amplilicotion and on-chip ADC
(analog to digital corwerte) produce faster frame
rates.
(iii) /Vo smear and bloomrng efects: CCDs are
limited by the blooming effect because charge shift
registers can leak charge to adjacent pixels when
the CCD register overflows, causing bright lights.
In CMOS image sensors, the signal charge is
converted to a voltage inside the pixel 6nd read out
over the column bus, as in a DRAM (dynamic
random access memory).With this architechre, it is
possible to add an antibloomirg protection in each
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pixel. Smear, caused by charge transfer in a CCD
under illumination, is also avoided.
(iv) Low powel: CMOS pixel sensor architectures
consume much less power-{rp to 100 x less
power-than CCDs. This is a great advantage for
portable high speed camerirs-
2.1. High Speed Camera Systems
As in a f4ditional image sensor, the core of
the chip presented ini this paper constructed of a
two'dimensional (2-D) pixel array, here of 64
columns and 64 rows with random pixel ability, and -
some peripheral circuits. It contains about 160 000
tansistors on a 3.675 mm x ?-775 mm die. The
rnain chip characteristics are listed in Table l.
I'able I : ChlD Charactenstics
Technologt 0.35 pm 2-poly 4-metal
CMOS
Arrav size 64x64
Chio size ll mm'
Number of transistors 160 000
Number of hansistors
/ohel
38
Pixel size 35 um x 35um
Sensor-Fill Factor 25%
Dynamic power
consumotion
l l0mW
Suonlv voltase 3.3 V
Frame rate l0 000 fus
Each individual pixel contains a photodiode
for the light tovoltage -transduction and 38
transistors integrating all the analog circuitry
dedicated to the image processing algoritluns. This
amount of ebctronics includes a preloading circuit,
two Analog Memory, Amplfier and Multipluer
structures (tAMn and an Analog-Arithmetic Unit
(AjtD based on a four-qua&ant multiplier
architecture. The firll pixel size is 35 pm x 35Fm
with a 25 Vo fill factor. Fig I shows a block
diagram ofthe proposed chip- The architecture of
the chip is divided into three main tlocks as in
many circuits widety described in the literanrre-
First tlrc array of pixels (including photodiodes
with their associated,circuitry for perforrring the
analog computation) is placed,at he center. Second,
pheed below the chip core are the readout circuits
with the tlree aslmchronous output buses: the first
one is dedicated to the image pfocessing results
. whereas the other two provide parallet outputs for
fullhigh rate acquisition of raw images. Finally, the
left part of the sensor is dedicated to a rorv &coder
for addressing the successive rows of pixels. The
pixel values are selected one row at a time and read
out to vertical cqlumn brses connected to an output
multiplexer. The chip also contains test structures
used for detailed characterization of the
photodiodes and processing units. These test
structures can be seen on the
chip-
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Frgure l. BlockDiagram ofthe Chip
In Figure I shows of block diagram that have
a speed taking a picture of 10,000 frames /
second. Block the camera has been designed by
Jerome Dubois is the mahix of 64x64 pixels or
4096 pixels. The process of catching an object pixel
by using the decoder and then shengthened by
column multiplexer. In Jerome design" he create the
image processing that uses low-level basic image
processing such as edge detection using Sobel and
Lappacian [9J
3. Embedded Anabg Cmos Neural Network
Conception of stuctures in CMOS technologr
that demand low power and low silicon area
consuanption have been widely investigated in the
implementation of analog neural networks in VLSI
integrated chcuits. Feedforward MLP networks'
building blocks require CMOS multiplien for
implementing the slmapses, operational amplifier as
curent voltage converter and sigmoid generator for
activation fimction circuits. A larger scale of
integration ofsuch networks happens at the expense-
of simpler.and, as a resulg nonlinear-synaptical
blocks. Regarding these aspects it' becomes
advisable to derive suiable expressions to adjust
the back-propagation algorithm and dealwith these
nonlinearities [5].
The synapses in a neural network can be
realized by analog multipliers if the inprts and the
weights can be represented by voltages. An
illushative synapse circuit which is a modified
venion of the well known Gilbert muitiplier is
*rown in Figue. 2. The inputs are in the form of
voltage differences and are denoted by X+r, X-x
and Y+y and Y-y-. The output of the original Gilb€rt
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multiplier is a current difference and this difference
isconverted to a single ended current (Z) through
current mfurors. This improves the linearity of the
multiplier as well as providing easy-interfacing to
the following circuity. Using voltage input-current
output slaapse for analog neural network is very
suitable for VLSI implementation since the actual
signals from outside are mostly in voltage form,
and the suruning operation on synapse output can
performed by connecting the synapse output
together.
Figure2. Analog CMOS Multiplier
The use of current-output synapses enables the
summation of those currents by simply connecting
them.together at the input of the neuron- This
current sum can be converted to voltagety using an
opamp and a resistor as a current-to-voltage
converter. The circuit diagnm of the opamp is
given in figure 4.
Figure 4. DC Response for signal Y with values
range 0.7 V-I,3 V.
Figure 4. Operational Amplifier
A sigmoid generator is used after the opanp
to generate tlie activation fol the neuron andu$fally
use in backpropagation algorithm.
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Figure 5. Opmp simulation
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values
Figure 9. Network Simulation Using Analog
Pattern
Tlrc result of network simulation using analog and
digital target signal shows that close to the target to
be recognize as a sipal pattern.
4. Conclusion
In this article we design analog neural network
using analog CMOS 0.35 1un technolry to
recognize a signal pattern from high speed CMOS
sensor. The simulation using analog and digi-tal
simulation suitable for CMOS sensor with 80 MHz
output signal frequency-
All desigrrs and simulation of the analog
neural network circuits described above are using
mentor graphic with AMS technolory 0.35 pm.
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Figure 8. Network Simulation usingdigital pattern-
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